7bb05e04be
This mallctl accepts an arena_config_t structure which can be used to customize the behavior of the arena. Right now it contains extent_hooks and a new option, metadata_use_hooks, which controls whether the extent hooks are also used for metadata allocation. The medata_use_hooks option has two main use cases: 1. In heterogeneous memory systems, to avoid metadata being placed on potentially slower memory. 2. Avoiding virtual memory from being leaked as a result of metadata allocation failure originating in an extent hook.
124 lines
3.0 KiB
C
124 lines
3.0 KiB
C
#ifndef JEMALLOC_INTERNAL_INLINES_A_H
|
|
#define JEMALLOC_INTERNAL_INLINES_A_H
|
|
|
|
#include "jemalloc/internal/atomic.h"
|
|
#include "jemalloc/internal/bit_util.h"
|
|
#include "jemalloc/internal/jemalloc_internal_types.h"
|
|
#include "jemalloc/internal/sc.h"
|
|
#include "jemalloc/internal/ticker.h"
|
|
|
|
JEMALLOC_ALWAYS_INLINE malloc_cpuid_t
|
|
malloc_getcpu(void) {
|
|
assert(have_percpu_arena);
|
|
#if defined(_WIN32)
|
|
return GetCurrentProcessorNumber();
|
|
#elif defined(JEMALLOC_HAVE_SCHED_GETCPU)
|
|
return (malloc_cpuid_t)sched_getcpu();
|
|
#else
|
|
not_reached();
|
|
return -1;
|
|
#endif
|
|
}
|
|
|
|
/* Return the chosen arena index based on current cpu. */
|
|
JEMALLOC_ALWAYS_INLINE unsigned
|
|
percpu_arena_choose(void) {
|
|
assert(have_percpu_arena && PERCPU_ARENA_ENABLED(opt_percpu_arena));
|
|
|
|
malloc_cpuid_t cpuid = malloc_getcpu();
|
|
assert(cpuid >= 0);
|
|
|
|
unsigned arena_ind;
|
|
if ((opt_percpu_arena == percpu_arena) || ((unsigned)cpuid < ncpus /
|
|
2)) {
|
|
arena_ind = cpuid;
|
|
} else {
|
|
assert(opt_percpu_arena == per_phycpu_arena);
|
|
/* Hyper threads on the same physical CPU share arena. */
|
|
arena_ind = cpuid - ncpus / 2;
|
|
}
|
|
|
|
return arena_ind;
|
|
}
|
|
|
|
/* Return the limit of percpu auto arena range, i.e. arenas[0...ind_limit). */
|
|
JEMALLOC_ALWAYS_INLINE unsigned
|
|
percpu_arena_ind_limit(percpu_arena_mode_t mode) {
|
|
assert(have_percpu_arena && PERCPU_ARENA_ENABLED(mode));
|
|
if (mode == per_phycpu_arena && ncpus > 1) {
|
|
if (ncpus % 2) {
|
|
/* This likely means a misconfig. */
|
|
return ncpus / 2 + 1;
|
|
}
|
|
return ncpus / 2;
|
|
} else {
|
|
return ncpus;
|
|
}
|
|
}
|
|
|
|
static inline arena_t *
|
|
arena_get(tsdn_t *tsdn, unsigned ind, bool init_if_missing) {
|
|
arena_t *ret;
|
|
|
|
assert(ind < MALLOCX_ARENA_LIMIT);
|
|
|
|
ret = (arena_t *)atomic_load_p(&arenas[ind], ATOMIC_ACQUIRE);
|
|
if (unlikely(ret == NULL)) {
|
|
if (init_if_missing) {
|
|
ret = arena_init(tsdn, ind,
|
|
&arena_config_default);
|
|
}
|
|
}
|
|
return ret;
|
|
}
|
|
|
|
JEMALLOC_ALWAYS_INLINE bool
|
|
tcache_available(tsd_t *tsd) {
|
|
/*
|
|
* Thread specific auto tcache might be unavailable if: 1) during tcache
|
|
* initialization, or 2) disabled through thread.tcache.enabled mallctl
|
|
* or config options. This check covers all cases.
|
|
*/
|
|
if (likely(tsd_tcache_enabled_get(tsd))) {
|
|
/* Associated arena == NULL implies tcache init in progress. */
|
|
if (config_debug && tsd_tcache_slowp_get(tsd)->arena != NULL) {
|
|
tcache_assert_initialized(tsd_tcachep_get(tsd));
|
|
}
|
|
return true;
|
|
}
|
|
|
|
return false;
|
|
}
|
|
|
|
JEMALLOC_ALWAYS_INLINE tcache_t *
|
|
tcache_get(tsd_t *tsd) {
|
|
if (!tcache_available(tsd)) {
|
|
return NULL;
|
|
}
|
|
|
|
return tsd_tcachep_get(tsd);
|
|
}
|
|
|
|
JEMALLOC_ALWAYS_INLINE tcache_slow_t *
|
|
tcache_slow_get(tsd_t *tsd) {
|
|
if (!tcache_available(tsd)) {
|
|
return NULL;
|
|
}
|
|
|
|
return tsd_tcache_slowp_get(tsd);
|
|
}
|
|
|
|
static inline void
|
|
pre_reentrancy(tsd_t *tsd, arena_t *arena) {
|
|
/* arena is the current context. Reentry from a0 is not allowed. */
|
|
assert(arena != arena_get(tsd_tsdn(tsd), 0, false));
|
|
tsd_pre_reentrancy_raw(tsd);
|
|
}
|
|
|
|
static inline void
|
|
post_reentrancy(tsd_t *tsd) {
|
|
tsd_post_reentrancy_raw(tsd);
|
|
}
|
|
|
|
#endif /* JEMALLOC_INTERNAL_INLINES_A_H */
|